VerifWorks Hiring DV, RTL and PD Engineer

 VerifWorks Hiring DV, RTL and PD Engineer 

Exp:  2+ Yrs Exp


Notice Period: Immediate to 15 days

Interested kindly share your updated profile to rama@verifworks.com

Comments

Post a Comment

Popular posts from this blog

Main Menu

VLSI Jobs As per Roles     1. Backend Analog Circuit Design   AMS Circuit Design AMS Verification RF Design Layout Design Physical Design CAD Design Physical Verification STA DFT Post Silicon Validation     2. Frontend RTL Design Digital Design Design Verification Synthesis CDC FPGA Design SoC Design SoC Verification VLSI Jobs Location-wise   Bangalore Hyderabad Kochi Noida Delhi Chennai USA Singapore Philippines VLSI Reading and Design Techniques : Check here VLSI Digital Design Preparation         :  Check here
Read more

MediaTek is hiring for multiple hardware and software roles with 4-15 yrs of experience.

  MediaTek is hiring for multiple hardware and software roles with 4-15 yrs of experience. Spotlighted Positions: - 1) DSP Engineer (5-15 Years of experience) 2) Memory Design Engineer (5-15 Years of experience ) 3) Integration/Synthesis/Timing Closure (STA) (5-15 Years of experience) 4) Physical Design Engineers (SOC/CPU/Modem/IP) (5-15 Years of experience) 5) L1/L2/L3/L4 Protocol Stack Engineer (5-15 Years of experience ) 6) RTL Design (Modem/Processor) (5-15 Years of experience ) 7) DFT Engineer (5-15 Years of experience ) 8) Verification Engineers (SOC/PCIe/USB/Serdes) (5-15 Years of experience) 9) 5G LTE Automation System & Script Development (4-10 Years of experience) 10) 5G/LTE Modem System Validation Engineer - Protocol Validation Test (4-10 Years of experience) 11) 5G Field Test Engineer & Coordinator (4-10 Years of experience )
Read more

Arm Bangalore is Hiring

  Arm Bangalore : Open Roles "We are Hiring" Please feel free to reach me @  Srinivas.kr@arm.com  and please refer your friends if you come across in your network. Please click below link to check detailed Job description and to apply. Senior Verification Engineer-CPU( 3+Yrs) https://lnkd.in/gYh2GjmH Staff Verification Engineer(8+Yrs) https://lnkd.in/gp5e67TU Principal Design Engineer(RTL)(12+Yrs) https://lnkd.in/gTzztTgH Principal Engineer - System Architecture Compliance(10+Yrs) https://lnkd.in/g4wSMxMB Pre silicon- System Architecture Compliance(10+yrs) https://lnkd.in/gduWSnHe Senior/Staff Verification Engineer (3-10Yrs) https://lnkd.in/gvvitcsU Senior/Staff CPU Architect (3-10Yrs)
Read more