VerifWorks Hiring DV, RTL and PD Engineer

 VerifWorks Hiring DV, RTL and PD Engineer 

Exp:  2+ Yrs Exp


Notice Period: Immediate to 15 days

Interested kindly share your updated profile to rama@verifworks.com

Comments

Post a Comment

Popular posts from this blog

Main Menu

VLSI Jobs As per Roles     1. Backend Analog Circuit Design   AMS Circuit Design AMS Verification RF Design Layout Design Physical Design CAD Design Physical Verification STA DFT Post Silicon Validation     2. Frontend RTL Design Digital Design Design Verification Synthesis CDC FPGA Design SoC Design SoC Verification VLSI Jobs Location-wise   Bangalore Hyderabad Kochi Noida Delhi Chennai USA Singapore Philippines VLSI Reading and Design Techniques : Check here VLSI Digital Design Preparation         :  Check here
Read more

Intel is Hiring Pre Silicon Verification Engineer

an experienced Pre Silicon Verification Engineer. Please find the desired qualification below. Kindly DM me if you are looking forward to an exciting job role with Intel Basic Qualifications: 8-15yrs of relevant experience Hands-on RTL debug expertise using VCS/Verdi toolchain Experience with OVM/UVM testbench methodology and writing of tests Good scripting skills to analyze IP logs and transaction-level debugging Preferred Qualifications: Experienced in PCIe link training and protocols Knowledge of CXL and cache coherency protocols Excellent communication skills and working in a team environment for integration and debug https://www.linkedin.com/in/avinash-k-v-5a0309100/
Read more