AMD is Hiring Verification engineers


 AMD is hiring verification engineers with 3+ years experience, Passed out from Tier 1 Engineering Colleges .


Interested folks can share profiles to pallavi.mishra@amd.com

Comments

Post a Comment

Popular posts from this blog

Mirafra - Senior Verification Engineers for Bengaluru, Hyderabad, Chennai & Noida Location

 1. Interested kindly share their resumes to  anushakonda@mirafra.com *Receiving Resumes has a limit. Kindly apply ASAP. 2. Mirafra Technologies hiring for below positions  1.  #ASIC_RTL  Design Engineer :: 2+ years 2.  #Physical_Design : 3+ years 3.  #PV : 3+ years 4.  #STA_Engineers : 2+ years 5.  #DFT_Engineers : 3+ years 6.  #Synthesis_Engineers : 2+ years 7.  #IR_Drop : 4+ years 8. #PD_CAD : 3+ years Interested can share CV to  sapnaranee@mirafra.com
Read more

TESSOLVE Is Hiring CDC/Lint

  TESSOLVE Is Hiring CDC/Lint Exp: 4-8 years; Qualification BE / ME / B.Tech / M.Tech in EEE/ECE/EI/CS Experience 4 to 8 years No of Position 4 Location Bangalore Requirements Synthesis Constraints development, LINT checks, CDC checks. Working / leading full-chip STA closure, defining mode requirements & corners for timing closure. Formal Verification-Synopsys Formality/ Cadence. CTS & ECO cycle. JOB FUNCTION: IT Hardware : Hardware Products & Services INDUSTRY: Telecom, IT-Hardware/Networking SPECIALIZATION: Hardware Design QUALIFICATION: BE/ B.Tech (Engineering) EMPLOYMENT TYPE: Full Time
Read more

Samsung Semiconductors India R&D, Bangalore!! Hiring

  Samsung Semiconductors India R&D, Bangalore!! Hiring PDK LVS Engineers with 4+ years of experience. If interested please share your resume to  k.swetha@samsung.com Location : Bangalore Job responsibilities: Should have in depth knowledge of a technology node with respect to understanding the aspects of technology like BEOL FEOL stacks, Understanding the design rules, Device offering in a technology, Device structures, Working of devices, variants of the devices, differences in device variants with respect to working and construction Should have good understanding of CMOS fundamentals and Circuit Design Concepts Should have in depth knowledge of running the physical verification tools like DRC/LVS/ERC/PERC etc Should have experience in physical verification (DRC, LVS, ERC, PERC) rulefile QA/Development with ICV/Calibre/PVS Should have experience in running regression based test suites for Quality analysis of phsical verification rulefiles. Should have proficiency in progr...
Read more